

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/605,053	09/05/2003	SHIOU-JE LIN	9719-US-PA	2052	
31561 75	90 11/03/2005		EXAM	EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE 7 FLOOR-1, NO. 100			FARROKH, HASHEM		
ROOSEVELT ROAD, SECTION 2		ART UNIT	PAPER NUMBER		
TAIPEI, 100			2187		
TAIWAN			DATE MAILED: 11/03/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/605,053	LIN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Hashem Farrokh	2187				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on <u>05 Secondary</u> 2a)□ This action is <b>FINAL</b> . 2b)⊠ This      3)□ Since this application is in condition for allowant closed in accordance with the practice under Expression is the practice of the practice.	action is non-final.  ice except for formal matters, pro					
Disposition of Claims		÷				
4)⊠ Claim(s) <u>1-21</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-4,12,14 and 15</u> is/are rejected.		•				
7) Claim(s) <u>5-11,13 and 16-21</u> is/are objected to.		•				
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10) $\boxtimes$ The drawing(s) filed on <u>05 September 2003</u> is/are: a) $\boxtimes$ accepted or b) $\square$ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)						
1) Notice of References Cited (PTO-892)  Notice of References's Retent Previous (RTO 048)	4) Interview Summary (	,				
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail Date  5) Notice of Informal Pa  6) Other:					

Art Unit: 2187

The instant application having application No. 10/605,053 has a total of 21 claims pending in the application; there are 2 independent claims and 19 dependent claims, all of which are ready for examination by the examiner.

#### **INFORMATION CONCERNING CLAIMS:**

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-4, 12, 14-15 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,646,896 to Pinkham.

1. In regard to claim 1, Pinkham *teaches:* 

"A memory architecture used to repair a serial access memory comprising a main memory," (e.g., see column 4, lines 21-34; column 6, lines 43-45; Fig. 4). The memory architecture disclosed by Pinkham includes a serial port for serial access of memory. The memory includes memory arrays of working and defective cells, which represents the main memory recited in the claim.

"a redundant memory and a control interface circuit," (e.g., see column 6, lines 43-45; column 3, line 26; element 22 in Fig. 1). For example the memory includes array of redundant memory cells, which represent the redundant memory recited in the claim.

Art Unit: 2187

"the control interface circuit storing a plurality of addresses," (e.g., see column 2, lines 37-49; column 9, lines 8-11; element 30 in Fig. 2). The controller uses fuses for programming (e.g., storing) the redundant addresses.

"each of the addresses corresponding to a damaged memory cell in the main memory (e.g., see column 6, lines 43-60), when the memory module is accessed by an access address," (e.g., see column 9, line 40). For example the addresses of damaged or defective memory cells is stored in the fuse bank. The controller used the addresses stored in the fuse bank to access the redundant memory.

"the control interface circuit issuing a pointer address pointing to a corresponding address in the stored addresses in the control interface circuit and comparing the address corresponding to the pointer address and the access address." (e.g., see column 3, lines 40-54; column 5, lines 30-40; Figs. 2A-2B). The address received to access the SAM is compared with address stored in the fuse bank. The fuse bank is pointed by the output of the counter (e.g., bits CO and C1 shown in Fig. 2B).

"If the address corresponding to the pointer address is equal to the access address, data accessed by the access address from the memory module is read out from the redundant memory." (e.g., see column 8, lines 30-40). For example if the address received for accessing (e.g., reading) is the same (e.g., is equal) as address stored in the controller fuse bank, then the received address is used to access the redundant memory.

2. In regard to claim 2, Pinkham teaches:

Art Unit: 2187

"the data accessed by the access address from the memory module being read out from a memory address of the redundant memory, the memory address corresponding to the pointer address issued by the control interface circuit." (e.g., see column 7, lines 50-55).

3. In regard to claim 3, Pinkham teaches:

"each of the addresses stored in the control interface circuit having a memory address that corresponds to the redundant memory (e.g., see column 2, lines 37-49; column 9, lines 8-11; element 30 in Fig. 2), if the address corresponding to the pointer address is equal to the access address, the data read out from the memory address of the redundant memory corresponds to the address." (e.g., see column 7, lines 50-55).

The addresses stored in the fuse bank are corresponding to redundant memory addresses.

4. In regard to claim 4, Pinkham teaches:

"the control interface circuit comprising: a pointer control unit (e.g., see elements 60 and 90 in Fig. 4) coupled to the redundant memory (e.g., see element 86 in Fig. 4), that generates the pointer address;" (e.g., see column 7, lines 50-55).

"a fuse box (e.g., see elements F1-F2 in Fig. 2A) coupled to the pointer control unit registering the addresses of the damaged cells of the main memory and outputting one of the addresses according to the pointer address;" (e.g., see column 3, lines 40-54; column 5, lines 30-40; Figs. 2A-2B).

"a comparable logic unit (e.g., see elements 60 in Fig. 4), coupled to the fuse box comparing the access address with the address output from the fuse box (e.g., see elements 72 in Fig. 4), and generating a redundant selection signal if the address corresponding to the pointer address is equal to the access address, if the redundant selection signal being activated, the data accessed by the access address from the memory module being read out from the redundant memory." (e.g., see column 7, lines 50-55).

5. In regard to claim 12, Pinkham teaches:

"wherein the fuse box registers the addresses of the damaged cells of the main memory by cutting off a plurality of fuses in the fuse box by using a laser." (e.g., see column 1, lines 61-63).

6. In regard to claim 14, Pinkham teaches:

"A method for repairing a serial access memory (e.g., see column 4, lines 4-5), the memory module comprising a main memory," (e.g., see column 4, lines 21-34; column 6, lines 43-45; Fig. 4).

"a redundant memory and a control interface circuit, the control interface circuit for storing a plurality of addresses," (e.g., see column 6, lines 43-45; column 3, line 26; element 22 in Fig. 1).

Art Unit: 2187

"each of the addresses corresponding to a damaged memory cell in the main memory, assessing the memory module by an access address;" (e.g., see column 2, lines 37-49; column 9, lines 8-11; element 30 in Fig. 2).

"issuing a pointer address by the control interface circuit to point to a corresponding one of the stored addresses stored in the control interface circuit;" (e.g., see column 5, lines 30-40; elements C0, C1 Fig. 2B).

"comparing the address corresponding to the pointer address and the access address, if the address corresponding to the pointer address is equal to the access address, data accessed by the access address from the memory module being read out from the redundant memory." (e.g., see column 8, lines 30-40).

7. Claim 15 is rejected based on the same rational as claim 2.

### ALLOWABLE SUBJECT MATTER

Claims 5-11, 13, and 16-21 are objected to as being dependent upon rejected based claims, but would be allowable if rewritten in correct and independent form including all of the limitations of the base claim and any intervening claims.

1. The primary reason for allowance of claims 5-6, and 16 in instant application is the combination with the inclusion of the following limitation: if the redundant selection signal being activated, the data accessed by the access address from the memory module being read out from the redundant memory, if the redundant

Art Unit: 2187

selection signal being not activated, the data accessed by the access address from the memory module being read out from the main memory.

- 2. The primary reason for allowance of claims 8-9, 11, and 17-18 in instant application is the combination with the inclusion of the following limitation: wherein the pointer control unit increments the pointer address by a step value when the redundant selection signal is set.
- 3. The primary reason for allowance of claim 7 in instant application is the combination with the inclusion of the following limitation: wherein the comparable logic unit includes an assembly of NOR gates.
- 4. The primary reason for allowance of claims 10 and 19-20 in instant application is the combination with the inclusion of the following limitation: wherein the pointer control unit decrements the pointer address by a step value when the redundant selection signal is set.
- 5. The primary reason for allowance of claims 13 and 21 in instant application is the combination with the inclusion of the following limitation: wherein the main memory is a first-in-first-out memory circuit.

## : <u>IMPORTANT NOTE</u> :

If the applicant should choose to rewrite the independent claims to include the limitations recited in either one of the claims, the applicant is encouraged to amend the title of the invention such that it is descriptive of the invention as claimed as required be sec. 606.01 of the MPEP. Furthermore, the summary of invention and the abstract

Art Unit: 2187

should be amended to bring them into harmony with the allowed claims as required by paragraph 2 of sec. 1302.01 of the MPEP.

As allowable subject matter has been indicated, applicant's response must either comply with all formal requirements or specifically traverse each requirement not compiled with. See 37 C.F.R. § 1.111(b) and § 707.07(a) of the M.P.E.P.

### Conclusion

The prior art made of record and not relied upon are as follows:

- 1. U. S. Patent No. 6,768,694 B2 to Anand et al. Method of electrically blowing fuses under control of an on-chip tester interface apparatus.
- 2. U. S. Patent No. 6,336,176 B1 to Leydaet al. describes Memory configuration data protection.
- 3. U. S. Patent No. 5,604,702 A to Tailliet describes Dynamic redundancy circuit for memory in integrated circuit form.

Any inquiry concerning this communication should be directed to Hashem Farrokh whose telephone number is (571) 272-4193. The examiner can normally be reached Monday-Friday from 8:00 AM to 5:00 PM.

If attempt to reach the above noted Examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Donald A Sparks, can be reached on (571) 272-4201.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published application may be obtained from either private PAIR or Public PAIR. Status information

Art Unit: 2187

for unpublished application is available through Private PAIR only. For more information about PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBS) at 866-217-9197 (toll-free).

HF

2005-10-30

DONALD SPARKS
SUPERVISORY PATENT EXAMINER